

Problem C:

The FloorSet Challenge: Data-Driven SoC

Floorplanning

*Uday Mallappa, Sachin Bhat, Pei Chun Ch'ng, Somdeb Majumdar,
Yuan Lu, Yusu Wang
(Intel)*

Q&A

Q1. The write-up mentions that any deviation in dimensions for fixed-shape and preplaced blocks is a hard-violation and should result in a score of 10, but then there is also a soft-constraint formula given to compute these violations, which are contradictory in nature. Could you please specify whether to consider this as a hard or soft constraint?

cost.py provided in the GitHub repo doesn't explicitly consider hard-constraint penalty ($M=10$) or the alpha, beta and gamma values given in the cost function. Does this mean that the organizers are yet to provide a proper validator program?

A1. Here is the contest repo, that addresses these concerns.

<https://github.com/IntelLabs/FloorSet/tree/main/iccad2026contest>

Q2. I am writing to request clarification regarding the technical environment and evaluation process for Problem C.

Specifically, I would like to inquire about the following details:

1. Memory Capacity: Could you please provide the specific memory (RAM/VRAM) limits allocated for each submission during evaluation?
2. Batch Processing: During the validation and test phases, can the test cases be processed in batches, or they should be evaluated sequentially?

A2. These are the hardware specs -> A100 80GB VRAM GPU, ICELAKE CPU with 48 cores, 128GB RAM

Batch processing -> The test cases will be evaluated sequentially.